State assignment for asynchronous FSMs with the use of the incompatibility and complement graph
Reference13 articles.
1. Pipeline optimization for asynchronous circuits: complexity analysis and an efficient optimal algorithm
2. D. L. Oliveira, et al., Automatic Synthesis of Essential Hazard-Free Burst-Mode Asynchronous circuit, Proc. ANDESCON, Perú, Cusco, 2008
3. Synthesis of Asynchronous Controllers on FPGA from Generalized Multi-Burst Graph Specification
4. Internal State Assignments for Asynchronous Sequential Machines
5. D. Kania, J. Kulisz, A. Milik, A novel method of two-stage decomposition dedicated for PAL-based CPLDs, Proceedings of Euromicro Symposium on Digital System Design, IEEE Computer Society Press, Porto, September, 2005, pp. 114–121