1. Muhammed Hussain Riaz, Syed Adrees Ahmed, Qasim Javaid, Tariq Kamal, “ Low power 4*4 bit multiplier using Dadda Algorithm and Optimized full adder”, International Bhurban Conference on Applied Science & technology, 2018.
2. Zain Shabbir, Anas Razzaq Ghumman, Shabbir Majeed Chaudhry, A Reduced-sp-D3Lsum Adder-Based High Frequency 4 x 4 Bit Multiplier Using Dadda Algorithm, Springer Science+Business Media New York 2015.
3. S. Z. Naqvi, S. Z. Hassan and T. Kamal, “A power consumption and area improved design of IIR decimation filters via MDT,” 2016 International Conference on Intelligent Systems Engineering (ICISE), Islamabad, 2016, pp. 146–151.
4. An area efficient interpolation filter for digital audio applications
5. Digital Circuit Optimization via Geometric Programming