1. N. Joshi and R. K Jangir, “Design of low power and high speed register,” IOSR Journal of VLSI and Signal Processing, vol. 9, pp. 28–33, 2019.
2. Power efficient shift register using FinFET technology
3. K. Woo, H. Kang and B. Yang, “Area efficient bidirectional shift-register using bidirectional pulsed-latches,” IEEE Transactions On Circuits And System - II, vol. 66, pp. 1386–1390, 2019.
4. A. Corporation, “Power optimization,” May 2013. [Online]. Available: https://www.intel.com/content//dam/altera/www/global/redirect/literature/hb/qts/qts_qii52016.pdf. [Accessed 9 December 2020].
5. Altera, “Power dissipation,” in Quartus II Handbook Volume 2: Design Implementation and Optimization, San Jose, 101 Innovation Drive, 2015, pp. 13–2.