Author:
Koteswara Srilatha,Punati Ishwarya,Srinivasulu Avireni
Abstract
Full Adder (FA) is an important component not only in arithmetic circuits, but also in designing and development in all types of processors. The performance parameter of the one-bit full adder has been implemented to increase the speed of the system. In this paper two Carbon Nano Tube Field Effect Transistor (CNTFET) based level restorers are introduced to the sum circuit of the branch-based logic and pass transistor (BBL-PT) full adder. The proposed level restorers eliminate the existence of voltage step which is presented in the conventional full adder [1]. T.V.Rao et. al proposed level restorer circuits that have used +1.2 V supply rail voltage [2]. By using these level restorers, we could able to achieve good delay performance. The proposed 1-BIT full adder is graded high as it has less power consumption with the conventional 1-BIT full adders. The performance of the proposed CNTFET based BBL-PT FA with new level restorer structures are examined using Cadence with 32 nm CNTFET technology files with a supply rail voltage of +0.8 V.
Publisher
Iraqi Forum for Intellectuals and Academics
Reference41 articles.
1. -[1] I. Hassoune, D. Flandre, Ian O’ Connor and Jean-Didier Legat, ULPFA: A new efficient design of a power-aware full adder, IEEE Transactions on Circuits and Systems-1: Regular papers, 57 (2010), 2066-2074.
2. -[2] T. V. Rao and Avireni Srinivasulu, Modified level restorers using current sink and current source inverter structures for BBL-PT full adder, Radioengineering, 21 (2012) 1297-1286.
3. -[3] D. Radhakrishnan, Low-voltage low-power CMOS full adder, IEE Proc. Circuits Devices Syst, 148 (2001) 19-24.
4. -[4] D. Datta and Debarshi Datta, A novel power efficient N-MOS based 1-bit full adder, 2016 International Conference on Microelectronics, Computing and Communications (MicroCom), 2016 (1 - 5), DOI: 10.1109/MicroCom.2016.7522561.
5. -[5] Y. Safaei Mehrabani, and M. Eshghi, Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, PP (9) (2016) 1-14. DOI: 10.1109/TVLSI.2016.2540071.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献