Abstract
Spike sorting algorithms is a considerable significant way to collect neural signals in neural signal acquisition systems. One method to realize this function in hardware aspect is to use absolute-value detector. In this paper, the common circuit topology is given by using static CMOS and PTL technology. Then, through comparing with the delay and energy of unit reference inverter, the optimal energy-delay model when sacrificing extra 50% delay can be obtained by the way changing the size of CMOS and Vdd simultaneously, which save nearly 83% energy dissipate than minimal delay model.
Publisher
Darcy & Roy Press Co. Ltd.
Reference11 articles.
1. Gibson Sarah,Judy Jack W,Markovic Dejan. Comparison of spike-sorting algorithms for future hardware implementation. [J]. Conference proceedings: ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Annual Conference,2008.
2. I.Obeid and P. D. Wolf, “Evaluation of spike-detection algorithms for a brain-machine interface application,” IEEE Trans. Biomed. Eng., vol. 51, no. 6, pp. 905–911, Jun. 2004.
3. M. Kumngern, "Absolute Value Circuit for Biological Signal Processing Applications," 2013 4th International Conference on Intelligent Systems, Modelling and Simulation, 2013, pp. 601-604, doi: 10.1109/ISMS.2013.135.
4. A. Zviagintsev, Y. Perelman, and R. Ginosar, “Low-power architectures for spike sorting,” in 2nd Int. IEEE EMBS Conf. Neural Eng.,Arlington, VA, Mar. 2005, pp. 162–165.
5. Kaveh Shakeri and James D. Meindl. A Compact Delay Model for Series-Connected MOSFETs. Proceedings of the 12th ACM Great Lakes symposium on VLSI, P37-40,2002.