Author:
Zhou Xin,Tomagou Norihiro,Ito Yasuaki,Nakano Koji
Reference37 articles.
1. [1] Yuki Ago, Yasuaki Ito, and Koji Nakano. An FPGA implementation for neural networks with the FDFM processor core approach. International Journal of Parallel, Emergent and Distributed Systems, 28(4):308-320, 2013.
2. [2] Syed Zahid Ahmed, Gilles Sassatelli, Lionel Torres, and Laurent Rougé. Survey of new trends in industry for programmable hardware: FPGAs, MPPAs, MPSoCs, structured ASICs, eFPGAs and new wave of innovation in FPGAs. In Proc. of the 2010 International Conference on Field Programmable Logic and Applications, pages 291-297. IEEE, 2010.
3. [3] Altera Corp. Stratix V Device Handbook, 2012.
4. [4] H. Bessalah, S. Seddiki, F. Alim, and M. Bencherif. On line mode incremental Hough transform implementation on Xilinx FPGA's. In Proc. of the 8th conference on Signal, Speech and image processing, pages 176-179, 2008.
5. [5] Geoffrey Blake, Ronald G Dreslinski, and Trevor Mudge. A survey of multicore processors. Signal Processing Magazine, IEEE, 26(6):26-37, 2009.