1. [1] J. M. Arnold. S5: The Architecture and Development Flow of a Software Configurable Processor. In Proceedings of the International Conference on Field Programmable Technology (FPT), pages 121 – 128, 2005.
2. [2] C.Ebeling, D.C.Cronquist and P.Franklin. Rapid -Reconfigurable Pipelined Datapath. In Proc. of the FPL 2004, 2004.
3. [3] D.Ikebuchi, et.al. . Geyser-1: A MIPS R3000 CPU core with fine grain runtime power gating. In Solid-State Circuits Conference, 2009. A-SSCC 2009. IEEE Asian, pages 281–284. IEEE, 2009.
4. [4] F. Clermidy, et al. A 477mW NoC-Based Digital Baseband for MIMO 4G SDR. In Proc. of ISSCC Dig. Tech. Papers, pages 278–279, 2010.
5. [5] F.J.Veradas, M.Scheppler, W.Moffat, B.Mei. Custom Implementation of the Coarse-Grained Reconfigurable ADRES architecture for multimedia Purposes. In Proc. of International Conference on Field Programmable Logic and Applications (FPL05), pages 106–111, 2005.