A Light-weight Random Number Generation for Tamper-resistant AES Circuit
-
Published:2024
Issue:2
Volume:14
Page:108-122
-
ISSN:2185-2839
-
Container-title:International Journal of Networking and Computing
-
language:en
-
Short-container-title:IJNC
Author:
Ukezono Tomoaki1,
Koyanagi Yui1
Publisher
IJNC Editorial Committee
Reference26 articles.
1. [1] E. Brier, C. Clavier, and F. Olivier. Correlation power analysis with a leakage model. In Proc. of International Workshop on Cryptographic Hardware and Embedded Systems, volume 3156, pages 16–29, 2004.
2. [2] K.-S. Chong, J.-S. Ng, J. Chen, N. K. Z. Lwin, N. A. Kyaw, and W.-G. Ho. Dual-hiding side-channel-attack resistant fpga-based asynchronous-logic aes: Design, countermeasures and evaluation. In IEEE Journal on Emerging and Selected Topics in Circuits and Systems, volume 11, pages 343–356, 2021.
3. [3] J. Daemen and V. Rijmen. The block cipher rijndael. In Proc. of International Conference on Smart Card Research and Advanced Applications (CARDIS 1998), volume 1820, pages 277–284, 1998.
4. [4] A. Dubey, R. Cammarota, and A. Aysu. Maskednet: The first hardware inference engine aiming power side-channel protection. In Proc. of 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2020.
5. [5] Silvaco Inc. Pdk 45nm open cell library. In https://si2.org/open-cell-library/, 2023.