High performance IIR filter implementation on FPGA

Author:

Datta Debarshi,Dutta Himadri Sekhar

Abstract

AbstractThis paper presents an improved design of reconfigurable infinite impulse response (IIR) filter that can be widely used in real-time applications. The proposed IIR design is realized by parallel–pipeline-based finite impulse response (FIR) filter. The FIR filters have excellent characteristics such as high stability, linear phase response and fewer finite precision errors. Hence, FIR-based IIR design is more attractive and selective in signal processing. In addition, the other two modern techniques such as look-ahead and two-level pipeline IIR filter designs are also discussed. All the said designs have been described in hardware description language and tested on Xilinx Virtex-5 field programmable gate array board. The implementation results show that the proposed FIR-based IIR design yields better performance in terms of hardware utilization, higher operating speed and lower power consumption compared to conventional IIR filter.

Publisher

Springer Science and Business Media LLC

Subject

General Medicine

Reference21 articles.

1. Shenoi B (2006) A (2000) Introduction to digital signal processing and filter design. Wiley-Inter-science, Hoboken

2. Proakis GJ, Manolakis GD (2013) Digital signal processing: principles, algorithms and applications. Pearson Education, , Singapore

3. Meddins B (2000) Introduction to digital signal processing. Newnes, Oxford

4. Woods R, McAllister J, Yi Y, Lightbody G (2008) FPGA-based implementation of signal processing systems. Wiley, Chichester

5. Xilinx white paper WP330 (2009) Infinite Impulse Response Filter Structures in Xilinx FPGAs

Cited by 14 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Multiplier Design Based on Booth and Sequential Algorithm;International Journal of Recent Technology and Engineering (IJRTE);2024-03-30

2. A new pseudorandom number generator based on chaos in digital filters for image encryption;Journal of Optics;2024-01-22

3. An Efficient FPGA-Based Accelerator for Perceptual Weighting Filter in Speech Coding;IETE Technical Review;2023-12-28

4. FPGA-Based Ultrasonic Transducer Signal IIR Filtering Treatment;2023 3rd International Conference on Computer Science, Electronic Information Engineering and Intelligent Control Technology (CEI);2023-12-15

5. A Reconfigurable 4th Order IIR Filter For The Low Frequency Applications;Mühendislik Bilimleri ve Araştırmaları Dergisi;2023-10-27

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3