1. Hennessy J, Patterson DA: Computer Architecture − a Quantitative Approach. Waltham: Morgan Kaufmann, Elsevier; 2012.
2. Montanaro J, Witek RT, Anne K, Black AJ, Cooper EM, Dobberpuhl DW, Donahue PM, Eno J, Hoeppner GW, Kruckemyer D, Lee TH, Lin PCM, Madden L, Murray D, Pearce MH, Santhanam S, Snyder KJ, Stehpany R, Thierauf SC: A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor. IEEE J. Solid State Circuits 1996, 31(11):1703-1714. 10.1109/JSSC.1996.542315
3. Flynn MJ, Hung P: Microprocessor design issues: thoughts on the road ahead. IEEE Micro 2005, 25(3):16-31. 10.1109/MM.2005.56
4. Zhang C: A low power highly associative cache for embedded systems. Proceedings of the IEEE International Conference on Computer Design (ICCD), San Jose, CA, 1–4 October 2007 31-36.
5. Alipour M, Moshari K, Bagheri M: Performance per power optimum cache architecture for embedded applications, a design space exploration. Proceedings of the 2nd IEEE International Conference Networked Embedded Systems for Enterprise Applications (NESEA), Fremantle, WA, 8–9 December 2011 1-6.