Abstract
AbstractThis paper presents a new design method of the reverse (residue-to-binary) converter for the flexible 3-moduli residue number system (RNS) set $$\{ 2^k, 2^n-1, 2^n+1 \}$$
{
2
k
,
2
n
-
1
,
2
n
+
1
}
, where k and n are a pair of arbitrary integers $$\ge 2$$
≥
2
. The basic equation of the reverse converter is formulated in two alternative forms, each of which consists of two separate parts: one depending on input variables of the converter, and the other being a single constant. The constant can be either added inside the reverse converter or shifted out to the residue datapath channels, in most cases at no hardware cost or extra delay. From the set of basic functions, which are essentially different than those of the only two known general converters proposed for this moduli set, four versions of a converter can be designed for any pair of k and n. Experimental results obtained using the commercial 65-nm low-power design kit and industrial synthesis tools for all dynamic ranges from 8 to 40 bits suggest that, compared to the state-of-the-art designs, at least one version of the newly proposed converters is superior w.r.t. delay, power consumption, and area, for all dynamic ranges considered. The savings for the best versions (these with constants moved to the datapath channels) are up to 12.7% for the area and from 2.5% to 14% (5.8 % on average) for the delay, while the power consumption is reduced up to 23.2% (5.6% on average).
Publisher
Springer Science and Business Media LLC
Reference39 articles.
1. P. V. Ananda Mohan, Residue number systems: Algorithms and architectures, Birkhäuser, Switzerland, (2016)
2. G. Chalivendra, V. Hanumaiah, and S. Vrudhula, A new balanced 4-moduli set $$\{ 2^k, 2^n - 1, 2^n + 1, 2^{n+1}-1 \}$$ and its reverse converter design for efficient FIR filter implementation, in Proceedings of the ACMGreat Lakes SymposiumVLSI (GLSVLSI) (Lausanne, 2011), 2–4, pp. 139–144
3. R. Chaves and L. Sousa, RDSP: A RISC DSP based on residue number system, in Proceedings of Euromicro Symposium on Digital SystemDesign (DSD) (Antalya, 2003), pp. 128–135
4. R. Chaves, L. Sousa, Improving residue number system multiplication with more balanced moduli sets and enhanced modular arithmetic structures. IET Proc. Comput. Digit. Tech. 1(5), 472–480 (2007)
5. J. Chen, J. E. Stine, Parallel prefix Ling structures for modulo $$2^n-1$$ addition, in Proceedings of the 20th IEEE International Conference Application-specific Systems, Architectures and Processors (ASAP’09) (Boston, 2009), 7–9, pp. 16–23
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Design of RNS-KSA Based 2D FIR Filter;2024 IEEE International Conference on Information Technology, Electronics and Intelligent Communication Systems (ICITEICS);2024-06-28