1. Gate workfunction engineering for deep sub-micron MOSFET’s: motivation, features and challenges;International Journal of Electronics and Communication Technology,2011
2. Optimization of dual-K gate dielectric and dual gate heterojunction SOI FinFET at 14 nm gate length;IETE Journal of Research,2019
3. Static Noise Margin Analysis for CMOS Logic Cells in Near-Threshold,2018
4. Analysis of noise margin of CMOS inverter in sub-threshold regime,2013