Author:
Jendernalik W.,Jakusz J.,Blakiewicz G.,Piotrowski R.,Szczepański S.
Abstract
CMOS realisation of analogue processor for early vision processing
The architecture concept of a high-speed low-power analogue vision chip, which performs low-level real-time image algorithms is presented. The proof-of-concept prototype vision chip containing 32 × 32 photosensor array and 32 analogue processors is fabricated using a 0.35 μm CMOS technology. The prototype can be configured to register and process images with very high speed, reaching 2000 frames per second, or achieve very low power consumption, several μW. Finally, the experimental results are presented and discussed.
Subject
Artificial Intelligence,Computer Networks and Communications,General Engineering,Information Systems,Atomic and Molecular Physics, and Optics
Reference16 articles.
1. Vision localization system for mobile robot with velocities and acceleration estimator;P. Dutkiewicz;Bull. Pol. Ac.: Tech,2010
2. A mixed-signal array processor with early vision applications;D. Martin;IEEE J. Solid-State Circuits,1998
3. A programmable focal plane MIMD image processor chip;R. Etienne-Cummings;IEEE J. Solid-State Circuits,2001
4. A scalable switched capacitor realization of the resistive fuse network;J. Schemmel;Analog Integrated Circuits and Signal Processing,2002
5. A DSP-like analog processing unit for smart image sensors;A. Dupret;Int. J. Circuit Theory and Application,2002
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献