Design and Performance Testing of a Simulation Model for Time-Triggered Ethernet-Reference-Cited by-同舟云学术

Design and Performance Testing of a Simulation Model for Time-Triggered Ethernet

Published:2023-09-01 Issue:3 Volume:8 Page:57-66
ISSN:2470-8038
Container-title:International Journal of Advanced Network, Monitoring and Controls
language:en
Short-container-title:

Author:

Duan Bidong¹,Cheng Jing¹

Affiliation:

1. School of Computer Science and Engineering Xi’an Technological University Xi’an , , China

Abstract

Abstract Time-Triggered Ethernet (TTEthernet) is a new hybrid transmission network technology that introduces time-triggered, synchronization, and security mechanisms based on traditional Ethernet. It is difficult to verify the overall performance mechanism of the TTEthernet through manual calculation. Therefore, this paper models the TTEthernet End System and Switch, and simulates the overall performance of the TTEthernet Model based on the OPNET platform. Firstly, this paper introduces the key mechanisms and development status of the TTEthernet. Secondly, the simulation modeling of the TTEthernet End System and Switch are described, and the key technologies within the model are explained; The End system is an important component of the network, responsible for data generation, transmission, and processing. The Switch is responsible for data forwarding and routing, which plays a crucial role in the performance and stability of the network. Finally, the performance of the TTE network model in this article is analyzed through simulation data, verifying the timeliness, determinacy, and reliability of the model. Simulation data shows that the global throughput of the TTE network model in this article is stable at around 70Mbps, the End-to-End Delay of TT services is around 2.5ms, and the packet loss rate is almost zero, which meets the expected results. However, RC and BE services have higher end-to-end latency and packet loss rates than TT services due to their event triggered messages, but they still meet expectations.

Publisher

Walter de Gruyter GmbH

Link

https://www.sciendo.com/pdf/10.2478/ijanmc-2023-0066

Reference14 articles.

1. L. Zhang, D. Goswami, R. Schneider, and S. Chakraborty, “ Task- and network-level schedule co-synthesis of Ethernet-based time-triggered systems,” in 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), Singapore, Jan. 2014. doi: 10.1109/aspdac.2014.6742876.

2. P. Tabuada, “Event-Triggered Real-Time Scheduling of Stabilizing Control Tasks,” in IEEE Transactions on Automatic Control, vol. 52, no. 9, pp. 1680-1685, Sept. 2007, doi: 10.1109/TAC.2007.904277.

3. J. Li, H. Xiong, Q. Li, F. Xiong, and J. Feng, “RunTime Reconfiguration Strategy and Implementation of time-triggered Networks,” Electronics, vol. 11, no. 9, p. 1477, May 2022, doi: 10.3390/electronics11091477.

4. P. Muoka, D. Onwuchekwa, and R. Obermaisser, “Adaptive Scheduling for Time-Triggered Network-on-Chip-Based Multi-Core Architecture Using Genetic Algorithm,” Electronics, vol. 11, no. 1, p. 49, Dec. 2021, doi: 10.3390/electronics11010049.

5. L. Behera, “A fault-tolerant time-triggered scheduling algorithm of mixed-criticality systems,” Computing, vol. 104, no. 3, pp. 577 – 599, Mar. 2022, doi: 10.1007/s00607-021-01026-5.