1. 0.1mu m CMOS devices using low-impurity-channel transistors (LICT);Aoki,1990
2. Random dopant induced threshold voltage lowering and fluctuations in sub-0.1μm MOSFET’s: A 3-D ‘atomistic’ simulation study;Asenov;Electron Devices, IEEE Transactions on,1998
3. Lateral interband tunneling transistor in silicon-on-insulator;Aydin;Applied Physics Letters,2004
4. ESD robustness of FDSOI gated diode for ESD network design: thin or thick BOX?;Benoist,2010
5. Analog design in deep sub-micron CMOS;Bult,2000