1. Shumakov, S. M., Review of Code-Optimization Methods for Processors with Instruction-Level Parallelism, Moscow: Institut sistemnykh issledovanii, RAN, 2002.
2. Fisher, J. A., Global Code Generation for Instruction-Level Parallelism: Trace Scheduling-2, Technical Report HPL-93-43, Hewlett-Packard Laboratories, June, 1993.
3. Grossman, J. P., Compiler and Architectural Techniques for Improving Effectiveness of VLIW Compilation, ICCD, 2000.
4. Hwu, W. W., Mahlke, S. A., Chen, W. Y., Chang, P. P., Warter, N. J., Bringmann, R. A., Ouellette, R. G., Hank, R. E., Kiyohara, T., Haab, G. E., Holm, J. G., and Lavery, D. M., The Superblock: An Effective Technique for VLIW and Superscalar Compilation, J. Supercomputing, 1993, vol. 7, May, pp. 229–249.
5. Eichenberger, A., Modulo Scheduling, Machine Representations, and Register-Sensitive Algorithms, Ph.D. Thesis, Univ. of Michigan, 1997.