1. Shivakumar, P., Kistler, M., Keckler, S.W., Burger, D., and Alvisi, L., Modeling the effect of technology trends on the soft error rate of combinational logic, in Proceedings of International Conference on Dependable Systems and Networks, June
2002, pp. 389–398.
2. Narayanan, V. and Xie, Y., Reliability concerns in embedded system designs, Computer, 2006, vol. 39, no. 1, pp. 118–120.
3. Stempkovskii, A.L., Tel’pukhov, D.V., Solov’ev, R.A., and Tel’pukhova, N.V., The study of probabilistic methods for evaluating the logical vulnerability of combinational circuits, Probl. Razrab. Persp. Mikro- Nanoelektron. Sist., 2016, no. 4, pp. 121–126.
4. Stempkovsky, A.L. et al., Accurate reliability analysis of concurrent checking circuits employing an efficient analytical method, Microelectron. Reliab., 2015, vol. 55, pp. 696–703.
5. Stempkovskii, A.L., Tel’pukhov, D.V., Solov’ev, R.A., and Myachikov, M.V., Improving the fault tolerance of logic circuits using non-standard majority elements, Inform. Tekhnol., 2015, vol. 21, no. 10, pp. 749–756.