1. Agarwal, A., Blaauw, D., and Zolotov, V., Statistical timing analysis for intra-die process variations with spatial correlations, Proc. IEEE/ACM Int. Conf. on Computer-Aided Design (ICCAD), San Jose, CA, 2003, pp. 900–907.
2. Gavrilov, S., Glebov, A., Sundareswaran, S., et al., Accurate input slew and input capacitance variations for statistical timing analysis, Proc. of Austin Conf. on Integrated Systems & Circuits, Austin, 2006.
3. Gavrilov, S., Glebov, A., Soloviev, R., et al., Delay noise pessimism reduction by logic correlations, Proc. of ICCAD, 2004, pp. 160–167.
4. Gavrilov, S.V., Glebov, A.L., and Stempkovskiy, A.L., Methods for increasing efficiency of VLSI timing analysis, Informational Technologies, 2006, no. 12, pp. 2–12.
5. Gavrilov, S.V., Glebov, A.L., and Stempkovskiy, A.L., Metody logicheskogo i logiko-vremennogo analiza tsifrovykh KMOP SBIS (Methods of logic and logic-timing analysis of digital CMOS VLSI circuits), Moscow: Nauka, 2007.