1. Mann, A., Karalkar, A., He, L., and Jones, M., The Design of a Low-Power Low-Noise Phase Lock Loop, Proc. 11th Int. Symp. on Quality Electronic Design (ISQED), 2010, pp. 528–531.
2. Some, Y.K. and Kam, P.Y., Bit Error Probability of QPSR with the Noisy Phase Reference, IEE Proceedings-Communications, 1995, vol. 142, no. 5, pp. 292–296.
3. Thain Jr., W.E. and Connelly, J.A., Simulating Phase Noise in Phase-Locked Loops with a Circuit Simulator, Proc. of IEEE Int. Sym. Circuits and Systems, 1995, vol. 3, pp. 1760–1763.
4. Jitter in PLL-Based Systems: Causes, Effects, and Solutions, Cypress Semiconductor Corporation, 1997.
5. Heydari, P. and Pedram, M., Analysis of Jitter Due to Power-Supply Noise in Phase-Locked Loops, Proc. of IEEE Custom Integrated Circuits Conf., 2000, pp. 443–446.