Subject
Control and Systems Engineering,Electrical and Electronic Engineering
Reference10 articles.
1. Li, L., Chakrabarty, K., Kajihara, S., and Swaminathan, S., Three-stage Compression Approach to Reduce Test Data Volume and Testing Time for IP Cores in SOCs, IEE Proc., online no. 20045150.
2. Lee, L.-J., Tseng, W.-D., Lin, R.-B., and Chang, C.-H., 2n-pattern Run-length for Test Data Compression, IEEE Trans. Comput. Aided Design Integr. Circ. Syst., 2012, vol. 31, no. 4, pp. 644–648.
3. Mukherjee, N., Rajski, J., and Tyszer, J., High Volume Diagnosis in Memory BIST-based on Compressed Failure Data, IEEE Trans. Comput. Aided Design Integr. Circ. Syst., 2010, vol. 29, no. 3, pp. 441–453.
4. Sinanoglu, O., All-Mulla, M., and Taha, M., Utilization of Inverse Compatibility for Test Cost Reduction, IET Comput. Digit. Tech., 2009, vol. 3, no. 2, pp. 195–204.
5. Tenentes, V., Kavousianos, X., and Kalligeros, E., Single and Variable-state-skip LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores, IEEE Trans. Comput. Aided Design Integr. Circ. Syst., 2010, vol. 29, no. 10, pp. 1640–1644.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献