1. Bushnell, M.L. and Agrawal, V., Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits, New York: Kluwer, 2000.
2. Majumder, S., Bhattachary, B.B., Agrawal, V.D., and Bushnell, M.L., A New Classification of Path Delay Fault Testability in Terms of Stuck-at Faults, Comput. Sci. Technol., 2004, vol. 19, no. 6, pp. 955–964.
3. Matrosova, A., Lipsky, V., Melnikov, A., and Singh, V., Path Delay Faults and ENF, in Proc. EWDTS’10, St. Petersburg, 2010, pp. 164–167.
4. Armstrong, D.B., On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets, IEEE Trans. Electron. Comput., 1966, vol. 15, no. 1, pp. 66–73.
5. Matrosova, A.Yu., Algoritmicheskie metody sinteza testov (Algorithmic Methods of Test Design), Tomsk: Tomsk. Univ., 1990.