Author:
Sivchenko A. S.,Kuznetsov E. V.,Saurov A. N.
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference11 articles.
1. Jedec Standart JEP001-2A: Foundry process qualification guidelines—front end transistor level, 2018.
2. Stathis, J.H., Linder, B.P., Rodríguez, R., and Lombardo, S., Reliability of ultra-thin oxides in CMOS circuits, Microelectron. Reliab., 2003, vol. 43, nos. 9–11, pp. 1353–1360.
3. Benediktov, A.S., Ignatov, P.V., Mikhailov, A.A., and Potupchik, A.G., Reliability investigation of 0.18-μm SOI MOS transistors at high temperatures, Russ. Microelectron., 2018, vol. 47, no. 5, pp. 317–322.
4. Solodukha, V.A., Pilipenko, V.A., Chigir’ G.G., et al., Reliability express control of the gate dielectric of semiconductor devices, Prib.
Metody Izmeren., 2018, vol. 9, no. 4, pp. 306–313. https://doi.org/10.21122/2220-9506-2018-9-4-306-313
5. Sivchenko, A.S., Method for determining the defectiveness of a gate dielectric using accelerated testing of test structures, Izv. Vyssh. Uchebn. Zaved.,
Elektron., 2015, vol. 20, no. 3, pp. 304–312.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献