1. International Technological Roadmap in Semiconductors, 2013 ed. http://www.itrs.net/ITRS%201999-2014%20Mtgs,%20Presentaions%20&%20Links/2013ITRS/2013Chapters/2013PIDS_Summary.pdf.
2. Waser, R. and Aono, M., Nanoionics-based resistive switching memories, Nat. Mater., 2007, vol. 6, no. 11, pp. 833–840.
3. Fujisaki, Y., Review of emerging new solid-state nonvolatile memories, Jpn. J. Appl. Phys., 2013, vol. 52, pp. 040001-1–040001-11.
4. Baek, I.-G., Kim, D.C., Lee, M.J., Kim, H.-J., Yim, E.K., Lee, M.S., Lee, J.E., Ahn, S.E., Seo, S., Lee, J.H., Park, J.C., Cha, Y.K., Park, S.O., Kim, H.S., Yoo, I.K., Chung, U.-I., Moon, J.T., and Ryu, B.I., Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application, in Proceedings of the IEEE International Electron Devices Meeting, Dec. 5–7, 2005, 2005, pp. 750–753.
5. Chen, A., Haddad, S., Wu, Y.-C., Fang, T.-N., Lan, Z., Avanzino, S., Pangrle, S., Buynoski, M., Rathor, M., Cai, W., Tripsas, N., Bill, C., van Buskirk, M., and Taguchi, M., Non-volatile resistive switching for advanced memory applications, in Proceedings of the IEEE International Electron Devices Meeting, Dec. 5–7, 2005, 2005, pp. 746–749.