1. International Technology Roadmap for Semiconductors: http://www.itrs.net/Links/2012ITRS/Home2012.htm
2. Balestra, F., Challenges and solutions for very low energy computation, in Proc. 2nd Ukrainian-French Seminar “Semiconductor-On-Insulator Materials, Devices and Circuits: Physics, Technology and Diagnostics,” Kyiv, 2013, p. 11.
3. Bourdelle, K., Engineered substrates for advanced CMOS technology nodes and more-than-Moore applications, in Proc. 2nd Ukrainian-French Seminar “Semiconductor-On-Insulator Materials, Devices and Circuits: Physics, Technology and Diagnostics,” Kyiv, 2013, p. 13.
4. Balestra, F., Silicon-based devices and materials for nanoscale FETs, in Proc. 1st Ukrainian-French Seminar “Semiconductor-On-Insulator Materials, Devices and Circuits: Physics, Technology and Diagnostics,” Kyiv, 2010, p. 11.
5. Mazure, C. et al., Bulk from ultra thin silicon SOI to FDSOI devices, in Proc. 1st Ukrainian-French Seminar “Semiconductor-On-Insulator Materials, Devices and Circuits: Physics, Technology and Diagnostics,” Kyiv, 2010, p. 14.