1. Yudin, A., Memory chips of STMicroelectronics company, Elektron. Komp., 2004, no. 3, pp. 30–37.
2. Ermakov, I.V., Implementing one polysilicon EEPROM in contact with the label-wire interface, constructed in accordance with CMOS technology 0.18 micron VLSI level, SWorld, Trudy mezhdunar. nauch.-prakticheskoi konf. “Nauchnye issledovaniya i ikh prakticheskoe primenenie. Sovremennoe sostoyanie i puti razvitiya 2012” (SWorld, Proceedings of the International ScientificPractical Conference on Scientific Researches and their Practical Applications. Modern State and Ways of Development in 2012), Odessa: KUPRIENKO, 2012, Vol. 11,no. 3, pp. 60–68.
3. Jin, L.-Y., Jang, J.-H., Yu, Y.-N., et al, Design of 512-bit logic process-based single poly EEPROM IP, J. Centr. South Univ. Technol., 2011, Vol. 18,no. 6, pp. 2036–2044.
4. Hafkemeyer, K.M., Schott, A., Vega-Castillo, P., and Krautschneider, W.H., Analog circuit calibration with single poly non-volatile memories, Proceedings of the 26th NORCHIP Conference, November 17–18, 2008, Tallinn, Estonia, pp. 254–257.
5. Raszka, J., Advani, M., Tiwari, V., et al., Embedded flash memory for security applications in a 0.13 [mu]m CMOS logic process, Proceedings of the Solid-State Circuits Conference, February, 2004, Vol. 1, pp. 46–512.