1. Akushskii, I.Ya. and Yuditskii, D.I., Mashinnaya arifmetika v ostatochnykh klassakh (Machine Arithmetic in Residual Classes), Moscow: Sovetskoe Radio, 1968.
2. Chervyakov, N.I., Sakhnyuk, P.A., Shaposhnikov, A.V., and Ryadnov, S.A., Modulyarnye parallel’nye vychislitel’nye struktury neiroprotsessornykh sistem (Modular Computational Structures of Neuroprocessor Systems), Chervyakov, N.I., Ed., Moscow: Fizmatlit, 2003.
3. Stempkovskii, A.L., Kornilov, A.I., and Semenov, M.Yu., Peculiarities of implementation of digital signal processing devices in integral design using modular arithmetic, Inf. Tekhnol., 2004, no. 2, pp. 2–9.
4. Balaka, E.S., Tel’pukhov, D.V., Osinin, I.P., and Gorodetskii, D.A., Comparative study and analysis methods hardware implementation of RNS-based adders, Universum: Tekhnicheskie Nauki: Elektron. Nauchn. Zh., 2016, no. 1, p. 3. https://7universum.com/ru/tech/ archive/item/2887. Cited May 18, 2022.
5. Brayton, K.R., Hachtel, G.D., McMullen, C.T., and Sangiovanni-Vincentelli, A.L., Logic Minimization Algorithms for VLSI Synthesis, The Springer International Series in Engineering and Computer Science, New York: Springer, 1984, vol. 2. https://doi.org/10.1007/978-1-4613-2821-6