Affiliation:
1. JSC «Russian Electronics»
2. JSC «Ruselectronics»
3. Voronezh State University of Forestry and Technologies named after G.F. Morozov
Abstract
The article discusses the stages of development of domestic CAD designed for the design of various digital devices of microelectronics. The presented works were carried out by VGLTU together with ROSELECTRONICS Holding. An important process in the development of CAD is the design of analog RTL (Register Transfer Level) blocks that determine the logic of the device functioning at a low level. This development needs to build a design route and test RTL blocks, for the practical implementation of which the programming languages of the Verilog and SystemVerilog microcontrollers were used. At the beginning, the CAD testing route is described in detail with a detailed description of its stages. Then the cells of functional SF blocks were generated, and the algorithm of its generation was given. The distinctive features of the conducted analysis is the ability to conduct testing for analog blocks. At the end, various testing methods were used, including functional testing, performance testing at various loads and verification of compliance with specifications. Also, the simulation of the operation of the units at different operating frequencies and with changing parameters was carried out. In conclusion, we described the process of installing CAD on the developer's workstation, which is necessary for the correct use of the PCB in the Cadence environment.
Publisher
Infra-M Academic Publishing House
Reference22 articles.
1. Зольников, В.К. Верификация проектов и создание тестовых последовательностей для проектирования микросхем / В.К. Зольников, С.А. Евдокимова, Т.В. Скворцова // Моделирование систем и процессов. – 2019. – Т. 12, № 1. – С. 10-16. – DOI: 10.12737/article_5d639c80c07798.20924462., Zol'nikov, V.K. Verifikaciya proektov i sozdanie testovyh posledovatel'nostey dlya proektirovaniya mikroshem / V.K. Zol'nikov, S.A. Evdokimova, T.V. Skvorcova // Modelirovanie sistem i processov. – 2019. – T. 12, № 1. – S. 10-16. – DOI: 10.12737/article_5d639c80c07798.20924462.
2. Особенности проектирования микросхем, выполненных по глубоко-субмикронным технологиям / А.В. Ачкасов [и др.] // Моделирование систем и процессов. – 2022. – Т. 15, № 4. – С. 7-17. – DOI: 10.12737/2219-0767-2022-15-4-7-17., Osobennosti proektirovaniya mikroshem, vypolnennyh po gluboko-submikronnym tehnologiyam / A.V. Achkasov [i dr.] // Modelirovanie sistem i processov. – 2022. – T. 15, № 4. – S. 7-17. – DOI: 10.12737/2219-0767-2022-15-4-7-17.
3. Сравнение инструментов высокоуровневого синтеза и конструирования цифровой аппаратуры / А.С. Камкин [и др.] // Труды Института системного программирования РАН. – 2022. – Т. 34, №5. – С. 7-22. –DOI: 10.15514/ISPRAS-2022-34(5)-1., Sravnenie instrumentov vysokourovnevogo sinteza i konstruirovaniya cifrovoy apparatury / A.S. Kamkin [i dr.] // Trudy Instituta sistemnogo programmirovaniya RAN. – 2022. – T. 34, №5. – S. 7-22. –DOI: 10.15514/ISPRAS-2022-34(5)-1.
4. Камкин, А.С. Поиск конфликтов доступа к данным в HDL-описаниях / А.С. Камкин, М.С. Лебедев, С.А. Смолов // Труды Института системного программирования РАН. – 2019. – T. 31, № 3. – С. 135-144. – DOI: 10.15514/ISPRAS-2019-31(3)-11., Kamkin, A.S. Poisk konfliktov dostupa k dannym v HDL-opisaniyah / A.S. Kamkin, M.S. Lebedev, S.A. Smolov // Trudy Instituta sistemnogo programmirovaniya RAN. – 2019. – T. 31, № 3. – S. 135-144. – DOI: 10.15514/ISPRAS-2019-31(3)-11.
5. The performance and energy efficiency potential of FPGAs in scientific computing / T. Nguyen [et al.] // 2020 IEEE/ACM Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS). – IEEE, 2020. – Pp. 8-19., The performance and energy efficiency potential of FPGAs in scientific computing / T. Nguyen [et al.] // 2020 IEEE/ACM Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS). – IEEE, 2020. – Pp. 8-19.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献