Functional Verification of Large-integers Circuits using a Cosimulation-based Approach
-
Published:2017-08-01
Issue:4
Volume:7
Page:2192
-
ISSN:2088-8708
-
Container-title:International Journal of Electrical and Computer Engineering (IJECE)
-
language:
-
Short-container-title:IJECE
Author:
Alimi Nejmeddine,Lahbib Younes,Machhout Mohsen,Tourki Rached
Abstract
Cryptography and computational algebra designs are complex systems based on modular arithmetic and build on multi-level modules where bit-width is generally larger than 64-bit. Because of their particularity, such designs pose a real challenge for verification, in part because large-integer’s functions are not supported in actual hardware description languages (HDLs), therefore limiting the HDL testbench utility. In another hand, high-level verification approach proved its efficiency in the last decade over HDL testbench technique by raising the latter at a higher abstraction level. In this work, we propose a high-level platform to verify such designs, by leveraging the capabilities of a popular tool (Matlab/Simulink) to meet the requirements of a cycle accurate verification without bit-size restrictions and in multi-level inside the design architecture. The proposed high-level platform is augmented by an assertion-based verification to complete the verification coverage. The platform experimental results of the testcase provided good evidence of its performance and re-usability.
Publisher
Institute of Advanced Engineering and Science
Subject
Electrical and Electronic Engineering,General Computer Science
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. SLT Test Scheme Based on MCU;2022 6th International Conference on Power and Energy Engineering (ICPEE);2022-11-25