Simplified VHDL Coding of Modified Non-Restoring Square Root Calculator
-
Published:2012-03-01
Issue:1
Volume:1
Page:37
-
ISSN:2089-4864
-
Container-title:International Journal of Reconfigurable and Embedded Systems (IJRES)
-
language:
-
Short-container-title:IJRES
Author:
Sutikno Tole,Zakwan Jidin Aiman,Jidin Auzani,Nik Idris Nik Rumzi
Abstract
Square root calculation is one of the most useful and vital operation in digital signal processing which in recent generations of processors, the operation is performed by the hardware. The hardware implementation of the square root operation can be achieved by different means, but it is very dependent on programmer's sense and ability to write efficient hardware designs. This paper offers universal and shortest VHDL coding of modified non-restoring square root calculator. The main principle of the method is similar with conventional non-restoring algorithm, but it only uses subtract operation and append 01, while add operation and append 11 is not used. The strategy has conducted to implement successfully in FPGA hardware, and offer an efficient in hardware resource, and it is superior.
Publisher
Institute of Advanced Engineering and Science
Subject
General Materials Science
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Design of Low-power Arithmetic Logic Circuits for 45 nm CMOS Technology;2022 IEEE 21st Mediterranean Electrotechnical Conference (MELECON);2022-06-14