1. CMOS design near the limit of scaling
2. B. Yu , L.Chang , S.Ahmed , H.Wang , S.Bell , C.-Y.Yang , C.Tabery , C.Ho , Q.Xiang and T.-J.King , FinFET scaling to 10 nm gate length , San Francisco , 2002
3. Multiple-gate SOI MOSFETs
4. C.-H. Lin , J.Chang , M.Guillorn , A.Bryant , P.Oldiges and W.Haensch , Non-planar device architecture for 15 nm node: FinFET or trigate? , San Diego , 2010
5. Ultra-High Aspect Ratio InP Junctionless FinFETs by a Novel Wet Etching Method