1. K.Mistry , C.Allen , C.Auth , B.Beattie , D.Bergstrom , M.Bost , M.Brazier , M.Buehler , A.Cappellani and R.Chau , in A 45nm Logic Technology with High-K+ Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193 nm Dry Patterning, and 100% Pb-Free Packaging , Electron Devices Meeting 2007, IEDM 2007 , IEEE International, IEEE , 2007 , pp. 247–250
2. Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions
3. Solution processable low bandgap thienoisoindigo-based small molecules for organic electronic devices
4. Graphene Barristor, a Triode Device with a Gate-Controlled Schottky Barrier