Publisher
Springer Science and Business Media LLC
Subject
Condensed Matter Physics,General Materials Science,Modeling and Simulation,Condensed Matter Physics,General Materials Science,Modeling and Simulation
Reference40 articles.
1. Yu, B., Chang, L., Ahmed, S., Wang, H., Bell, S., Yang, C.-Y., Tabery, C., Ho, C., Xiang, Q., King, T.-J., Bokor, J., Hu, C., Lin, M.-R. & Kyser, D. FinFET scaling to 10 nm gate length. Tech. Dig. Int. Electron Devices Meet. 251–254 (2002).
2. Ieong, M., Doris, B., Kedzierski, J., Rim, K. & Yang, M. Silicon device scaling to the sub-10-nm regime. Science 306, 2057–2060 (2004).
3. Green, M. L., Gusev, E. P., Degraeve, R. & Garfunkel, E. L. Ultrathin (SiO2 and Si-O-N gate dielectric layers for silicon microelectronics: understanding the processing, structure, and physical and electrical limits. J. Appl. Phys. 90, 2057–2121 (2001).
4. Robertson, J. High dielectric constant gate oxides for metal oxide Si transistors. Rep. Prog. Phys. 69, 327–396 (2006).
5. Frank, D. J., Dennard, R. H., Nowak, E., Solomon, P. M., Taur, Y. & Wong, H.-S. P. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89, 259–288 (2001).
Cited by
15 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献