Performance aware shared memory hierarchy model for multicore processors-Reference-Cited by-同舟云学术

Performance aware shared memory hierarchy model for multicore processors

Published:2023-05-05 Issue:1 Volume:13 Page:
ISSN:2045-2322
Container-title:Scientific Reports
language:en
Short-container-title:Sci Rep

Author:

Mohamed Ahmed M.,Mubark Nada,Zagloul Saad

Abstract

AbstractDespite the fact that multicore processors have a better instruction execution speed and lower power consumption, they also encounter a set of design challenges. The appearance of multicore and many core architectures has raised the problem of managing shared hierarchical memory systems. The main focus of this paper is to evaluate the behavior of shared hierarchical memory systems by modeling their response time analytically. Since the gap between the memory and processor speed increases rapidly, it gets more crucial to find an analytical model that includes the significant factors that affect the performance of hierarchical memory systems. The proposed model considers the interdependence between different memory layers and differentiates between the memory response time and memory system time. Moreover, the model evaluates the effect of memory hierarchy on the variance of the memory access time. The existence of a large variance can lead to extremely long wait queues which can dramatically affect the performance of multicore processors

Funder

Aswan University

Publisher

Springer Science and Business Media LLC

Subject

Multidisciplinary

Link

https://www.nature.com/articles/s41598-023-34297-3.pdf

Reference27 articles.

1. Djomehri, J., Jespersen, D., Taft, J., Jin, H., Hood, R. & Mehrotra, P. Performance of CFD applications on NASA supercomputers. In Proceedings of the 21st Parallel Computational Fluid Dynamics Conference (2009).

2. Jin, H., Hood, R., Chang, J., Djomehri, J. & Jespersen, D. Characterizing application performance sensitivity to resource contention in multicore architectures NAS. Technical Report NAS-09-002. https://www.nas.nasa.gov/assets/pdf/techreports/2009/nas-09-002.pdf (2009).

3. Field, D., Johnson, D., Mize, D. & Stober, R. Scheduling to overcome the multicore memory bandwidth bottleneck. HP Development Company, Technical Report (2007).

4. Liu, M., Ji, W., Wang, Z., Li, J. & Pu, X. High performance memory management for a multicore architecture. In 9th IEEE International Conference on Computer and Information Technology (2009).

5. Berg, E. & Hagersten, E., StatCache: A probabilistic approach to efficient and accurate data locality analysis. In IEEE International Symposium on Performance Analysis of Systems and Software (2004).