Author:
Kumari Bhawana,Sharma Rohit,Sahoo Manodipan
Abstract
AbstractIn this work, aspect ratio of various intercalation doped MLGNR interconnects are optimized using a numerical approach to achieve improved performance and reliability. A numerical optimization method is presented to estimate optimized aspect ratio considering combined effects of performance, noise and reliability metrics for any arbitrary nano interconnect system. This approach is cost effective and will be extremely useful to industry for selection of aspect ratio of interconnects as it is a non-SPICE method and reduces fabrication iterations for achieving desired performance and reliability. Our numerical method suggests that by minimizing the figure of merit (i.e. Noise Delay Power Product / Breakdown Power $$P_{BD}$$
P
BD
ratio), aspect ratio of FeCl3 doped MLGNR interconnect is optimized at 0.987, 0.61 and 0.579 for local, intermediate and global level, respectively at 7 nm node. Comparing the optimized performance metrics in this work with the estimated metrics at prescribed aspect ratio by IRDS roadmap, delay, noise delay product (NDP), power delay product (PDP), $$PDP/ P_{BD}$$
P
D
P
/
P
BD
ratio and figure of merit are improved by ($$\sim$$
∼
2% and $$\sim$$
∼
25%), ($$\sim$$
∼
44% and $$\sim$$
∼
50%), ($$\sim$$
∼
9% and $$\sim$$
∼
48%), ($$\sim$$
∼
6% and $$\sim$$
∼
48%) and ($$\sim$$
∼
49% and $$\sim$$
∼
68%) for 10 $$\mu$$
μ
m and 1 mm long Fecl3 doped MLGNR interconnect, respectively at 7 nm node. Increase in contact resistance leads to significant decrease in performance and increase in optimized aspect ratio of local Fecl3 doped MLGNR interconnect. Scaling down from 10 to 7 nm node results in increase of optimized aspect ratio in all levels of interconnects. Even though the performance of MLGNR degrades with scaling down but when compared to copper, the performance improves with technology scaling. Finally, this study provides circuit designers a detailed guideline for selecting an optimized aspect ratio for achieving better performance, power efficiency and reliability in doped MLGNR interconnects.
Publisher
Springer Science and Business Media LLC
Reference25 articles.
1. International Roadmap for Devices and Systems (IRDS-2018) Reports. https://irds.ieee.org/editions/2018.
2. Im, S., Srivastava, N., Banerjee, K. & Goodson, K. Scaling analysis of multilevel interconnect tem peratures for high-performance ICs. IEEE Trans. Electron Devices 52, 2710–2719 (2005).
3. Alizadeh, A. & Sarvari, R. On temperature dependency of delay for local,intermediate, and repeater inserted global copper interconnects. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23, 3143–3147 (2015).
4. Hu, C.-K. et al. Future on-chip interconnect metallization and electromigration. Proc. IRPS 4F.1-1-4F.1-6 (2018).
5. Jang, K. .-T. et al. Electromigration characteristics and morphological evolution of Cu interconnects on CVD Co and Ru liners for 10-nm class VLSI technology. IEEE Electron Device Lett. 39, 1050–1053 (2018).
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献