Author:
Liu Xinke,Ang Kah-Wee,Yu Wenjie,He Jiazhu,Feng Xuewei,Liu Qiang,Jiang He,Dan Tang ,Wen Jiao,Lu Youming,Liu Wenjun,Cao Peijiang,Han Shun,Wu Jing,Liu Wenjun,Wang Xi,Zhu Deliang,He Zhubing
Publisher
Springer Science and Business Media LLC
Reference37 articles.
1. Leong, M., Doris, B., Kedzierski, J., Rim, K. & Yang, M. Silicon device scaling to the sub-10-nm regime. Science 306, 2057–2060 (2004).
2. Yeo, Y.-C., Ranade, P., King, T.-J. & Hu, C. Effects of high-k gate dielectric materials on metal and silicon gate workfunctions. IEEE Electron Device Letters 23, 342–344 (2002).
3. Jurczak, M., Collaert, N., Veloso, A., Hoffmann, T. & Biesemans, S. Review of FinFET technology. In 2009 International SOI Conference, Foster City, CA. IEEE. (doi: 10.1109/SOI.2009.5318794).
4. Yin, C. et al. Fabrication of raised S/D gate-all-around transistor and gate misalignment analysis. IEEE Electron Device Letters 24, 658–660 (2003).
5. Alam, K., Takagi, S. & Takenaka, M. A Ge ultrathin-body n-channel tunnel FET: Effects of orientation. IEEE Transactions on Electron Devices 61, 3594–3600 (2014).
Cited by
36 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献