Affiliation:
1. Research Scholar, Sathyabama Institute of Science and Technology, Chennai, Tamil Nadu 600119
2. Professor, Sathyabama Institute of Science and Technology, Chennai, Tamil Nadu-600119
3. Associate Professor, Department of Electronics and Communication Engineering, Sreenidhi Institute of Science & Technology, Hyderabad-501301, Telangana
Abstract
Due to an increased scalability, flexibility, and reduced cost complexity, the dynamic memory allocation models are highly preferred for the real-time embedded systems. For this purpose, the different types of dynamic models have been developed in the conventional works, which are highly focused on allocating the memory blocks with increased searching capability. However, it faced some of the problems and issues related to the factors of complex operations, high time consumption, memory overhead, and reduced speed of processing. Thus, this research work objects to design an advanced and intelligent dynamic memory allocation mechanism for the real-time embedded systems. Here, a Classy Memory Management System (CyM2S) is developed by using an Isolated Dynamic Two-Level Memory Allocation (ID2LMA) algorithm for efficiently allocating the memory blocks with simple searching. The CyM2S helps to reduce the fragmentation rate and time consumption by optimally allocating the memory blocks. In this model, the small buffer has been maintained for surplus pointers, and the allocated blocks comprise the metadata and payload data. During evaluation, the performance of the proposed CyM2S- ID2LMA technique is validated and compared by using the measures of memory allocation time, release time, execution, and processing speed.
Subject
Electrical and Electronic Engineering,Engineering (miscellaneous)
Reference26 articles.
1. Z. Shen, K. Dharsee, and J. Criswell, "Fast Execute-Only Memory for Embedded Systems," in 2020 IEEE Secure Development (SecDev), 2020, pp. 7-14.
2. S.-H. Park, J.-H. Lee, S.-W. Cho, and S.-H. Kim, "A Flash Memory Management Method for Enhancing the Recovery Performance," IEMEK Journal of Embedded Systems and Applications, vol. 13, pp. 235-243, 2018.
3. M. Bazzaz, A. Hoseinghorban, and A. Ejlali, "Fast and predictable non-volatile data memory for real-time embedded systems," IEEE Transactions on Computers, vol. 70, pp. 359-371, 2020.
4. M. Strobel and M. Radetzki, "Design-time memory subsystem optimization for low-power multi-core embedded systems," in 2019 IEEE 13th international symposium on embedded multicore/many-core systems-on-chip (MCSoC), 2019, pp. 347-353.
5. J. Zhou, "Real-time task scheduling and network device security for complex embedded systems based on deep learning networks," Microprocessors and Microsystems, vol. 79, p. 103282, 2020.