Communication Latency and Power Consumption Consequence in Multi-Core Architectures and Improvement Methods
-
Published:2023-03-30
Issue:1
Volume:11
Page:222-227
-
ISSN:2347-470X
-
Container-title:International Journal of Electrical and Electronics Research
-
language:en
-
Short-container-title:IJEER
Author:
T Venkata Sridhar.1ORCID, Krishnaiah G. Chenchu2ORCID
Affiliation:
1. Department of Electronics and Communication, VTU, Belgaum, India; Email: venkatasridhar.thatiparthi@gmail.com; Department of ETC, IIIT-Bhubaneswar, Bhubaneswar, India 2. Department of ECE, ASCET, Gudur, India
Abstract
The present electronics world has a lot of dependency on processing devices in the current and future developments. Even non-electronic industries have much data to process and are indirectly dependent on processors. The larger the number of processors incorporated into the architecture, will lower the data handling and processing time; thus, efficiency improves. Hence multi-core processors have become a regular part of the design of processing elements in the electronic industry. The large number of processors incorporated into the system architecture results in difficulty in communicating among them without a deadlock or live lock. NoC is a promising solution for communicating among the on-chip processors, provided it is fast enough and consumes less energy. Further, the latency among the multi-core processors should be optimal to stand with the increasing data acquisition and processing in the new/developing operating systems and software. This paper addresses energy efficiency and latency reduction methods/techniques for Multi-core architectures.
Publisher
FOREX Publication
Subject
Electrical and Electronic Engineering,Engineering (miscellaneous)
Reference28 articles.
1. Gaha, H.I., Balti, M. 2022. Novel Bi-UWB on-Chip Antenna for Wireless NoC, Micromachines, MDPI AG, Vol. 13 No. 2, p. 231. 2. Joardar,B. K., Kim R. G., Doppa, J. R., Pande, P. P. D. Marculescu and R. Marculescu, 2019. Learning-Based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems, IEEE Trans., Computers, , Vol. 68, no. 6, pp. 852-866. 3. Zou, K., Wang, Y., Cheng, L., Qu, S., Li, H., Li X., 2022. CAP: Communication-Aware Automated Parallelization for Deep Learning Inference on CMP Architectures, IEEE Trans., Computers, Vol. 71, no. 7, pp. 1626-1639. 4. Psarras, A., Moisidis, S., Nicopoulos, C., Dimitrakopoulos, G., 2017. Networks-on-Chip with Double-Data-Rate Links, IEEE Trans. Circuits Syst I Regul Pap, Vol. 64, no. 12, pp. 3103-3114. 5. Kumar, S., Jantsch, A., Soininen J.P., Forsell, M., Millberg, M., Oberg, J, Kari, T., Hemani, A., 2002. Network on chip architecture and design methodology, in Proceedings of the IEEE Computer Society Annual Symposium on VLSI, Pittsburgh, Pa, USA, pp. 105– 112.
|
|