Non-Volatile Logic Design Considerations for Energy Efficient Tolerant Variation
-
Published:2022-12-30
Issue:4
Volume:10
Page:868-871
-
ISSN:2347-470X
-
Container-title:International Journal of Electrical and Electronics Research
-
language:en
-
Short-container-title:IJEER
Author:
Prakash D. Venkata1, Talamala Anjaiah1, Singh Mahesh K.2, Devi Y. Kuntam Yamini2
Affiliation:
1. Department of ECE, Aditya College of Engineering & Technology, Surampalem, India 2. Department of ECE, Aditya Engineering College, Surampalem, India
Abstract
Systems design for the non-volatile application must work on less energy or power. The spin-transfer torque-magnetic tunnel junction (STT-MTJ) devices added to the flip-flops which are regarded as non-volatile storage devices. Those are addresses to save the energy of that system stated by the nonvolatile logic. The changes during the production of STT-MTJ and CMOS transistors decrease the yield, which leads to overdesign as well as more energy consumption. The total processes of driver circuitry design for the tradeoffs for backup and restore performance. A new method called the novel method is introduced for flawless energy drivers for given results. The design for the backup time determination and to reduce the energy wastage are mentioned. To get an efficient output of 98% this approach needs to dissipate 5 times more energy than initially required. This method can dissipate the energy up to 26%. It also contains the nonvolatile flip-flop (NVFF) which has energy consumption more when it is used in the functional blocks.
Publisher
FOREX Publication
Subject
Electrical and Electronic Engineering,Engineering (miscellaneous)
Reference18 articles.
1. Bishnoi, R., Ebrahimi, M., Oboril, F., & Tahoori, M. B. (2014, October). Read disturb fault detection in STT-MRAM. In 2014 International Test Conference (pp. 1-7). IEEE. 2. Bishnoi, R., Ebrahimi, M., Oboril, F., & Tahoori, M. B. (2016). Improving write performance for STT-MRAM. IEEE Transactions on Magnetics, 52(8), 1-11. 3. Koga, M., Iida, M., Amagasaki, M., Ichida, Y., Saji, M., Iida, J., & Sueyoshi, T. (2010, August). First prototype of a genuine power-gatable reconfigurable logic chip with FeRAM cells. In 2010 International Conference on Field Programmable Logic and Applications (pp. 298-303). IEEE. 4. Wang, Y., Liu, Y., Li, S., Zhang, D., Zhao, B., Chiang, M. F., ... & Yang, H. (2012, September). A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops. In 2012 Proceedings of the ESSCIRC (ESSCIRC) (pp. 149-152). IEEE. 5. Zhao, W., Belhaire, E., & Chappert, C. (2007, August). Spin-MTJ based non-volatile flip-flop. In 2007 7th IEEE conference on nanotechnology (IEEE NANO) (pp. 399-402). IEEE.
|
|