1. Kaneko, A.; Yagishita, A.; Yahashi, K.; Kubota, T.; Omura, M.; Matsuo, K.; Mizushima, I.; Okano, K.; Kawasaki, H.; Inaba, S.; Izumida, T.; Kanemura, T.; Aoki, N.; Ishimaru, K.; Ishiuchi, H.; Suguro, K.; Eguchi, K.; Tsunashima, Y. Sidewall Transfer Process and Selective Gate Sidewall Spacer Formation Technology for Sub-15nm Finfet with Elevated Source/drain Extension. In IEDM Technical Digest, Proceeding of IEEE International Electron Devices Meeting 2005, Washington, DC, December 5–7, 2005; IEEE, 2005; pp 844–847.
2. Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; Katsumata, R.; Kito, M.; Fukuzumi, Y.; Sato, M.; Nagata, Y.; Matsuoka, Y.; Iwata, Y.; Aochi, H.; Nitayama, A. Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory. In Digest of Technical Papers, Proceedings of IEEE Symposium on VLSI Technology, Kyoto, June 12–14, 2007; IEEE, 2007; pp 14–15.
3. Jang, J.; Kim, H.S.; Cho, W.; Cho, H.; Kim, J.; Shim, S., II; Jang, Y.; Jeong, J.H.; Son, B.K.; Kim, D. W.; Kim, K.; Shim, J.J.; Lim, J. S.; Kim, K.H.; Yi, S. Y.; Lim, J.Y.; Chung, D.; Moon, H.C.; Hwang, S.; Lee, J.W.; Son, Y.H.; Chung, U.I.; Lee, W.S. Vertical Cell Array Using TCAT(Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory. In Digest of Technical Papers, Proceedings of IEEE Symposium on VLSI Technology, Honolulu, HI, June 16–18, 2009; IEEE, 2009; pp 192–193.
4. Atomic Layer Deposition of Silicon Nitride Thin Films: A Review of Recent Progress, Challenges, and Outlooks
5. Review—Silicon Nitride and Silicon Nitride-Rich Thin Film Technologies: Trends in Deposition Techniques and Related Applications