1. Radosavljevic, M., Chu-Kung, B., Corcoran, S., Dewey, G., Hudait, M. K., Fastenau, J. M., Kavalieros, J., Liu, W. K., Lubyshev, D., Metz, M., Millard, K., Mukherjee, N., Rachmady, W., Shah, U., and Chau, R.InAdvanced high-K gate dielectric for high-performance short-channel In0.7Ga0.3As quantum well field effect transistors on silicon substrate for low power logic applications, Electron Devices Meeting (IEDM), IEEE International, 2009,Berkeley, CA, Dec 7–9, 2009; pp1–4.
2. Cho, H. J., Seo, K. I., Jeong, W. C., Kim, Y. H., Lim, Y. D., Jang, W. W., Hong, J. G., Suk, S. D., Li, M., Ryou, C., Rhee, H. S., Lee, J. G., Kang, H. S., Son, Y. S., Cheng, C. L., Hong, S. H., Yang, W. S., Nam, S. W., Ahn, J. H., Lee, D. H., Park, S., Sadaaki, M., Cha, D. H., Kim, D. W., Sim, S. P., Hyun, S., Koh, C. G., Lee, B. C., Lee, S. G., Kim, M. C., Bae, Y. K., Yoon, B., Kang, S. B., Hong, J. S., Choi, S., Sohn, D. K., Yoon, J. S., and Chung, C.InBulk planar 20 nm high-k/metal gate CMOS technology platform for low power and high performance applications, Electron Devices Meeting (IEDM), IEEE International, 2011,Washington, DC, Dec 5–7, 2011; pp15.1.1–15.1.4.
3. Nanometre-scale electronics with III–V compound semiconductors
4. High-speed graphene transistors with a self-aligned nanowire gate
5. Guangle, Z.; Li, R.; Vasen, T.; Qi, M.; Chae, S.; Lu, Y.; Zhang, Q.; Zhu, H.; Kuo, J. M.; Kosel, T.; Wistey, M.; Fay, P.; Seabaugh, A.; Huili, X.InNovel gate-recessed vertical InAs/GaSb TFETs with record high IONof 180 μm/μm at VDS= 0.5 V, Electron Devices Meeting (IEDM), IEEE International, 2012,San Francisco, CA, Dec 10–12, 2012; pp32.6.1–32.6.4.