Cut-less Technology Mapping Using Shannon Factor Graph with on-the-fly Size Reduction
-
Published:2018-09-01
Issue:3
Volume:14
Page:448-457
-
ISSN:1546-1998
-
Container-title:Journal of Low Power Electronics
-
language:en
-
Short-container-title:Journal of Low Power Electronics
Author:
Basireddy Karunakar R.,Sabbavarapu Srinivas,Acharyya Amit
Publisher
American Scientific Publishers
Subject
Electrical and Electronic Engineering
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Logic Synthesis;FPGA EDA;2024