1. Cheng, C. K., Deng, X., Liao, Y. Z., and Yao, S. Z., Symbolic Layout Compaction under Conditional Design Rules, IEEE Transactions on Computer-Aided Design, Vol. 11, pp. 475-486, 1992.
2. Hochbaum, D., Complexity and Algorithms for Logical Constraints with Applications to VLSI Layout, Compaction, and Clocking, Studies in Locational Analysis, Proceedings of ISOLDE VI, pp. 159-164, 1993.
3. Moh, T. S., Chang, T. S., and Hakimi, S. L., Globally Optimal Floorplanning for a Layout Problem, IEEE Transactions on Circuits and Systems, I: Fundamental Theory and Applications, Vol. 43, pp. 713-720, 1996.
4. Chen, T., and Fan, M. K. H., On Convex Formulation of the Floor-Plan Area Minimization Problem, Proceedings of the International Symposium on Physical Design, Monterey, California, pp. 124-128, 1998.
5. Kassim, A. A., and Vijaya Kumar, B. V. K., Path Planning for Autonomous Robots Using Neural Networks, Journal of Intelligent Systems, Vol. 7, pp. 33-55, 1997.