Author:
Truque Daniel,Xie Xiaolin,Boning Duane
Abstract
ABSTRACTIn this work, we propose a wafer level dynamic ECMP model based on time-evolving current density distributions across the wafer. The copper layer on the wafer surface is discretized, and the potential and current density distributions are calculated based on the applied voltage zones and metal film thicknesses across the wafer. The copper removal rate is proportional to the current density, and thus the copper thickness (and conductance) can be calculated as a function of position on the wafer and polish time. Using a time-stepping simulation, the model is able to capture the wafer level non-uniformity and time-dependence of ECMP removal. The model is also able to capture the time-varying voltage zones used in ECMP, and can be used to find optimal voltage zone control schemes to achieve improved wafer-level uniformity.
Publisher
Springer Science and Business Media LLC
Reference7 articles.
1. Measurements of Slurry Film Thickness and Wafer Drag during CMP
2. [6] Brown A. , “Flat, Cheap, and Under Control: Applied Materials' New Polishing Technology Could be the Key to the Coming Generation of Microchips,” IEEE Spectrum, January 2005
3. [4] Lee , Brian , “Modeling of Chemical Mechanical Polishing for Shallow Trench Isolation,” Ph.D. Thesis, MIT Dept. of Electrical Engineering and Computer Science, May 2002.
4. Cu Planarization in Electrochemical Mechanical Planarization
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献