Author:
Murphy William,Lee Tom C,Chapple-Sokol Jonathan,Delibac Daniel A,He Z. X.,Luce Stephen E,Mongeon Stephen A,Thomas David C,Vanslette Daniel S,Sullivan Timothy D
Abstract
ABSTRACTIn this paper, we report a novel method to improve aluminum interconnect electromigration performance, reduce metal line sheet resistance (Rs) and reduce via contact resistance (Rc) in a minimum pitch design. We report the effects of bottom redundancy layers on electrical line and via resistance and upstream electromigration performance. We studied 4 metallization stacks: (I) Ti/TiN/AlCu/Ti/TiN, (II) Ti/TiN/Ti/AlCu/Ti/TiN (annealed at 400°C for 20 minutes), (III) a flash process/stack I, (IV) stack III with aluminum deposition temperature of 250°C. Aluminum deposition temperature in stacks I, II, and III are 200°C. Bottom Ti/TiN, AlCu, and Top Ti/TiN layers have the same thickness for all these stacks. Metal line Rs and via contact resistances (Rc) of stack IV are 5% and 10% lower, respectively, than stack I. Stack II metal line sheet resistance is 15% higher than stack I, which is attributed to Al consumption in the TiAl3 formation during 400°C/20minutes annealing. Electromigration performance is best with stack IV followed by III, II, then I.
Publisher
Springer Science and Business Media LLC
Reference7 articles.
1. 3. Matsumoto S. , Etoh R. , Ohtsuka T. , Ogawa S. , IITC, 1998, p. 113
2. High-reliability tungsten-stacked via process with fully converted TiAl/sub 3/ formation annealing
3. 1. http://www.eetimes.com/showArticle.jhtml;jsessionid=QH2WVHB4JSY2SQSNDLRSKH0CJUNN2JVN?articleID=205602370
4. 5. Skala S. , Bothra S. , IITC, 1998, p. 116.
5. 7. Harmon D. , Gill J. , Sullivan T. , IRW, 1998, “Thermal Conductance of IC Interconnects Embedded in Dielectrics”