Author:
Alammari Khalid,Heidarpur Moslem,Ahmadi Majid,Ahmadi Arash
Abstract
This study introduces a pioneering design for leaky integrate-and-fire (LIF) neurons by integrating memristor devices with CMOS transistors, thereby forming an innovative hybrid CMOS/memristor neuron circuit. Employing Pt/TaOx/Ta as the memristor device, the proposed model was meticulously implemented and rigorously evaluated using the Cadence Virtuoso simulation environment. The simulation outcomes affirm the effective functionality of the design, marking a significant advancement in hybrid circuit engineering. Notably, the proposed neuron circuit exhibits a compact footprint, attributed to the efficient utilization of hybrid CMOS/memristor gates. This characteristic is poised to address the critical challenge of scaling in current neuromorphic systems, offering a viable pathway to substantially augment density and cater to the escalating demands of advanced computational architectures. The findings of this research hold promising implications for enhancing the efficiency and scalability of neuromorphic systems, setting a new benchmark for future developments in this domain.
Reference28 articles.
1. A digital CMOS parallel counter architecture based on state look-ahead logic;Abdel-Hafeez;IEEE Trans. Very Large-Scale Integration (VLSI) Syst.,2011
2. Design and simulation of low-power and high-speed T-Flip Flop with the modified gate diffusion input (GDI) technique in nano process;Abiri,2014
3. Hybrid memristor-CMOS based up-down counter design;Alammari,2020
4. Design of high-speed power-efficient MOS current-mode logic frequency dividers;Alioto;IEEE Trans. Circuits Syst. II Express Briefs,2006
5. Neuro grid: a mixed-analog-digital multichip system for large-scale neural simulations;Benjamin;Proc. IEEE,2014