IOb-Cache: A High-Performance Configurable Open-Source Cache

Author:

Roque João V.,Lopes João D.ORCID,Véstias Mário P.ORCID,de Sousa José T.ORCID

Abstract

Open-source processors are increasingly being adopted by the industry, which requires all sorts of open-source implementations of peripherals and other system-on-chip modules. Despite the recent advent of open-source hardware, the available open-source caches have low configurability, limited lack of support for single-cycle pipelined memory accesses, and use non-standard hardware interfaces. In this paper, the IObundle cache (IOb-Cache), a high-performance configurable open-source cache is proposed, developed and deployed. The cache has front-end and back-end modules for fast integration with processors and memory controllers. The front-end module supports the native interface, and the back-end module supports the native interface and the standard Advanced eXtensible Interface (AXI). The cache is highly configurable in structure and access policies. The back-end can be configured to read bursts of multiple words per transfer to take advantage of the available memory bandwidth. To the best of our knowledge, IOb-Cache is currently the only configurable cache that supports pipelined Central Processing Unit (CPU) interfaces and AXI memory bus interface. Additionally, it has a write-through buffer and an independent controller for fast, most of the time 1-cycle writing together with 1-cycle reading, while previous works only support 1-cycle reading. This allows the best clocks-per-Instruction (CPI) to be close to one (1.055). IOb-Cache is integrated into IOb System-on-Chip (IOb-SoC) Github repository, which has 29 stars and is already being used in 50 projects (forks).

Publisher

MDPI AG

Subject

Computational Mathematics,Computational Theory and Mathematics,Numerical Analysis,Theoretical Computer Science

Reference27 articles.

1. System Performance with varying L1 Instruction and Data Cache Sizes: An Empirical Analysis;Akula;arXiv,2019

2. Performance Analysis of Cache Size and Set-Associativity using simpleScalar Benchmark

3. Understanding the Impact of Cache Performance on Multi-core Architectures;Ramasubramaniam,2011

4. Performance of Cache Memory Subsystems for Multicore Architectures;Ramasubramanian;arXiv,2011

5. Cache performance for selected SPEC CPU2000 benchmarks

Cited by 4 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Hardware-Based Implementation of Algorithms for Data Replacement in Cache Memory of Processor Cores;Computers;2024-07-05

2. Incremental Concolic Testing of Register-Transfer Level Designs;ACM Transactions on Design Automation of Electronic Systems;2024-05-03

3. Towards Automated Generation of Chiplet-Based Systems Invited Paper;2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC);2024-01-22

4. Critical analysis of cache memory performance concerning miss rate and power consumption;International Journal of Embedded Systems;2022

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3