Affiliation:
1. Department of Electrical Engineering, City University of Hong Kong, Hong Kong, China
Abstract
As silicon CMOS devices approach their physical and technological miniaturization limits, Moore’s Law is expected to persist for several more cycles, thanks to innovative, more compact layout structures [...]
Funder
City University of Hong Kong, Hong Kong SAR, China
Reference7 articles.
1. Moore, S.K. (2024, April 23). Meet the Forksheet: IMEC’s In-Between Transistor: The Architecture Shrinks Circuits in a Valuable Step toward the Ultimate CMOS Device. IEEE Spectr. 25 May 2023. Available online: https://spectrum.ieee.org/Forksheet-transistor.
2. Ryckaert, J., Schuddinck, P., Weckx, P., Bouche, G., Vincent, B., Smith, J., Sherazi, Y., Mallik, A., Mertens, H., and Demuynck, S. (2018, January 12–17). The Complementary FET (CFET) for CMOS scaling beyond N3. Proceedings of the 2018 IEEE Symposium on VLSI Technology, Honolulu, HI, USA.
3. Ingerly, D.B., Enamul, K., Gomes, W., Jones, D., Kolluru, K.C., Kandas, A., Kim, G.-S., Ma, H., Pantuso, D., and Petersburg, C. (2019, January 7–11). Foveros: 3D Integration and the use of Face-to-Face Chip Stacking for Logic Devices. Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.
4. Hafez, W., Agnihotri, P., Asoro, M., Aykol, M., Bains, B., Bambery, R., and Natarajan, S. (2023, January 11–16). Intel PowerVia Technology: Backside Power Delivery for High Density and High-Performance Computing. Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits, Kyoto, Japan.
5. Chiplets are the Future of Processors: Three advances boost performance, cut costs, and save power;Moore;IEEE Spectr.,2020