A Comprehensive Study of Temperature and Its Effects in SOT-MRAM Devices
-
Published:2023-08-11
Issue:8
Volume:14
Page:1581
-
ISSN:2072-666X
-
Container-title:Micromachines
-
language:en
-
Short-container-title:Micromachines
Author:
Hadámek Tomáš1, Jørstad Nils Petter1ORCID, de Orio Roberto Lacerda2ORCID, Goes Wolfgang3, Selberherr Siegfried2ORCID, Sverdlov Viktor1
Affiliation:
1. Christian Doppler Laboratory for Nonvolatile Magnetoresistive Memory and Logic, Institute for Microelectronics, TU Wien, Gußhausstraße 27-29, A-1040 Wien, Austria 2. Institute for Microelectronics, TU Wien, Gußhausstraße 27-29, A-1040 Wien, Austria 3. Silvaco Europe Ltd., Cambridge PE27 5JL, UK
Abstract
We employ a fully three-dimensional model coupling magnetization, charge, spin, and temperature dynamics to study temperature effects in spin-orbit torque (SOT) magnetoresistive random access memory (MRAM). SOTs are included by considering spin currents generated through the spin Hall effect. We scale the magnetization parameters with the temperature. Numerical experiments show several time scales for temperature dynamics. The relatively slow temperature increase, after a rapid initial temperature rise, introduces an incubation time to the switching. Such a behavior cannot be reproduced with a constant temperature model. Furthermore, the critical SOT switching voltage is significantly reduced by the increased temperature. We demonstrate this phenomenon for switching of field-free SOT-MRAM. In addition, with an external-field-assisted switching, the critical SOT voltage shows a parabolic decrease with respect to the voltage applied across the magnetic tunnel junction (MTJ) of the SOT-MRAM cell, in agreement with recent experimental data.
Funder
Christian Doppler Research Association TU Wien Bibliothek
Subject
Electrical and Electronic Engineering,Mechanical Engineering,Control and Systems Engineering
Reference49 articles.
1. Chang, M.T., Rosenfeld, P., Lu, S.L., and Jacob, B. (2013, January 23–27). Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM. Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), Shenzhen, China. 2. Komalan, M., Rock, O.H., Hartmann, M., Sakhare, S., Tenllado, C., Gomez, J.I., Kar, G.S., Furnemont, A., Catthoor, F., and Senni, S. (2018, January 19–23). Main memory organization trade-offs with DRAM and STT-MRAM options based on gem5-NVMain simulation frameworks. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE), Dresden, Germany. 3. Pey, K.L., Lim, J.H., Raghavan, N., Mei, S., Kwon, J.H., Naik, V.B., Yamane, K., Yang, H., and Lee, K. (2019, January 12–15). New Insights into Dielectric Breakdown of MgO in STT-MRAM Devices. Proceedings of the Electron Devices Technology and Manufacturing Conference (EDTM), Singapore. 4. Panagopoulos, G., Augustine, C., and Roy, K. (2011, January 20–22). Modeling of dielectric breakdown-induced time-dependent STT-MRAM performance degradation. Proceedings of the Device Research Conference, Santa Barbara, CA, USA. 5. Spin-torque switching with the giant spin Hall effect of tantalum;Liu;Science,2012
|
|