Chaos-Based Physical Unclonable Functions

Author:

Gołofit KrzysztofORCID,Wieczorek Piotr

Abstract

The concept presented in this paper fits into the current trend of highly secured hardware authentication designs utilizing Physically Unclonable Functions (PUFs) or Physical Obfuscated Keys (POKs). We propose an idea that the PUF cryptographic keys can be derived from a chaotic circuit. We point out that the chaos theory should be explored for the sake of PUFs as a natural mechanism of amplifying random process variations of digital circuits. We prove the idea based on a novel design of a chaotic circuit, which utilizes time in a feedback loop as an analog continuous variable in a purely digital system. Our design is small and simple, and therefore feasible to implement in inexpensive reprogrammable devices (not equipped with digital clock manager, programmable delay line, phase locked loop, RAM/ROM memory, etc.). Preliminary tests proved that the chaotic circuit PUFs work in both advanced Field-Programmable Gate Arrays (FPGAs) as well as simple Complex Programmable Logic Devices (CPLDs). We showed that different PUF challenges (slightly different implementations based on variations in elements placement and/or routing) have provided significantly different keys generated within one CPLD/FPGA device. On the other hand, the same PUF challenges used in a different CPLD/FPGA instance (programmed with precisely the same bit-stream resulting in exactly the same placement and routing) have enhanced differences between devices resulting in different cryptographic keys.

Publisher

MDPI AG

Subject

Fluid Flow and Transfer Processes,Computer Science Applications,Process Chemistry and Technology,General Engineering,Instrumentation,General Materials Science

Reference49 articles.

1. Fault Rate Analysis: Breaking Masked AES Hardware Implementations Efficiently

2. Semi-Invasive Attacks: A New Approach to Hardware Security Analysis;Skorobogatov,2005

3. The State-of-the-Art in IC Reverse Engineering;Torrance,2009

4. A Logic Resistive Memory Chip for Embedded Key Storage With Physical Security

5. Engineering Secure Internet of Things Systems;Aziz,2016

Cited by 14 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. A chaos-metastability TRNG for natively flexible IGZO circuits;AEU - International Journal of Electronics and Communications;2023-10

2. Split-Slope Chaotic Map Providing High Entropy Across Wide Range;2023 24th International Symposium on Quality Electronic Design (ISQED);2023-04-05

3. Self-Parameterized Chaotic Map for Low-Cost Robust Chaos;Journal of Low Power Electronics and Applications;2023-02-13

4. Normalized Linearly-Combined Chaotic System: Design, Analysis, Implementation, and Application;IEEE Open Journal of the Industrial Electronics Society;2023

5. The chaotic-based challenge feed mechanism for Arbiter Physical Unclonable Functions (APUFs) with enhanced reliability in IoT security;2022 IEEE International Symposium on Smart Electronic Systems (iSES);2022-12

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3