Abstract
The international technology roadmap of semiconductors (ITRS) is approaching the historical end point and we observe that the semiconductor industry is driving complementary metal oxide semiconductor (CMOS) further towards unknown zones. Today’s transistors with 3D structure and integrated advanced strain engineering differ radically from the original planar 2D ones due to the scaling down of the gate and source/drain regions according to Moore’s law. This article presents a review of new architectures, simulation methods, and process technology for nano-scale transistors on the approach to the end of ITRS technology. The discussions cover innovative methods, challenges and difficulties in device processing, as well as new metrology techniques that may appear in the near future.
Subject
General Materials Science,General Chemical Engineering
Reference447 articles.
1. Design of ion-implanted MOSFET's with very small physical dimensions
2. International Roadmap for Devices and systems 2017 Edition More Moorehttps://irds.ieee.org/images/files/pdf/2017/2017IRDS_MM.pdf
3. Dawn of The Data-Centric Erahttps://semiengineering.com/dawn-of-the-data-centric-era/
4. The Challenges of Advanced CMOS Process from 2D to 3D
5. Toward the Surface Preparation of InGaAs for the Future CMOS Integration
Cited by
131 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献